	Application No.	Applicant(s)
Notice of Allowability	10/822,167	CHAE ET AL.
	Examiner	Art Unit
	Eric Wendler	2824
The MAILING DATE of this communication appe All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY-IS-NOT-A-GRANT OF PATENT RI of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this applied or other appropriate communication GHTS. This application is subject to	plication. If not included will be mailed in due course. THIS
1. X This communication is responsive to the Request for Continuous	nued Examination filed on July 5, 20	<u>006</u> .
2. X The allowed claim(s) is/are 1-21.		
3.	been received. been received in Application No cuments have been received in this of this communication to file a reply ENT of this application. itted. Note the attached EXAMINER as reason(s) why the oath or declara at be submitted. on's Patent Drawing Review (PTO- as Amendment / Comment or in the Comment of the drawing the header according to 37 CFR 1.121(content).	national stage application from the complying with the requirements 'S AMENDMENT or NOTICE OF tion is deficient. 948) attached Office action of the back) of d). nust be submitted. Note the
Attachment(s) 1. ☑ Notice of References Cited (PTO-892) 2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948) 3. ☐ Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date	6. Interview Summary Paper No./Mail Dat Paper No./Mail Dat 7. Examiner's Amendr 8. Examiner's Stateme 9. Other updated EAS RICH/SUPERVISORY	te ment/Comment ent of Reasons for Allowance
U.S. Patent and Trademark Office	/ 15.140	

Application/Control Number: 10/822,167 Page 2

Art Unit: 2824

DETAILED ACTION

1. This office action is responsive to the following communications: the Request for Continued Examination filed on July 5, 2006.

2. Claims 1-21 are pending in the present application. Claims 1, 7, 13, 19, are independent claims.

Priority

3. Acknowledgment is made of applicant's claim for foreign priority under 35 U.S.C. 119(a)-(d). The certified copy has been filed in parent Application No. KR 2003-21969, filed on April 8, 2003, and parent Application No. KR 2003-79510, filed on November 11, 2003.

Allowable Subject Matter

- 4. Claims 1-21 are allowed.
- 5. The following is an examiner's statement of reasons for allowance: regarding independent claims 1, 7, 13, the prior art of record teaches multi-chip memory systems, some which have separate sector addresses for each chip, and some which have sector addresses arranged continuously across the whole memory system, address clock drivers that generate clock signals having a chip select or enable signal and an address count-up signal, address counters that generate chip and sector information, control circuits that generate the address count-up signal, and the other peripheral claimed circuitry (buses, register, etc.). While all the elements are present in the prior art, and exist in various partial manifestations as listed below in the conclusions concerning pertinent prior art, the prior art of record fails to teach all these claimed

Art Unit: 2824

elements as a part of a single system. Furthermore, adequate motivation to combine large numbers of relevant references together is lacking for the elements as claimed by the applicant. Therefore, independent claims 1, 7, 13, are deemed allowable.

Regarding independent claim 19, it encompasses the same subject matter as claims 1, 7, 13, expect it drafts the invention in method format rather than apparatus format.

Claim 19 is therefore deemed allowable for the same reasons claims 1, 7, 13, are deemed allowable. Claims 2-6, 8-12, 14-18, 20-21, are dependent upon the allowable independent claims 1, 7, 13, 19, and are therefore also deemed allowable.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Response to Arguments

6. Applicant's arguments, see Remarks, pages 6-8, filed July 5, 2006, with respect to claims 1-21 have been fully considered and are persuasive. The rejections of claims 1-21 have been withdrawn.

Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Oguchi et al. (5,332,922) teach a multi-chip memory system with clock drivers and counters, but fails to teach a clock driver with chip enable and countup inputs. Roohparvar (6,278,654) teaches a synchronous flash memory system in which the memory system receives a chip enable signal and a clock signal, but sector

Application/Control Number: 10/822,167

Art Unit: 2824

addressing is not taught as being across the whole memory system. Shiga et al. (US 2003/0117886) teach a memory device with multiple blocks that has can separately erase each block. Choi et al. (5,625,590) teach a memory system with an address driver and clock generator that generates a clock signal to a memory array with a count-up signal as an input, but there are not multiple chips or a chip select signal. Sakui et al. (6,097,666) teach address clock drivers and counters with an address count-up signal as the input, but the structure is different and there are not multiple chips with sector addresses across the memory system. Fukuzumi (5,910,917) teaches a command control unit with a chip enable signal, and a serial clock generator to generate a clock signal for multiple chips, but the structure is different and there are not multiple chips with sector addresses across the memory system. Sugio (US 2006/0077721) teaches multi-chip memory system with an address driver, chip enable signal, and a clocking signal, but the address driver does not have a count-up signal input, and the

Page 4

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eric Wendler whose telephone number is (571) 272-5063. The examiner can normally be reached on Monday - Friday 9:00 AM - 5:30 PM.

sector addresses are not across the memory system.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/822,167 Page 5

Art Unit: 2824

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

EJW 7/20/06